- Start
- CMOS VLSI Layout and Verification of a Simd Computer
CMOS VLSI Layout and Verification of a Simd Computer
Angebote / Angebote:
A CMOS VLSI layout and verification of a 3 x 3 processor parallel computer has been completed. The layout was done using the MAGIC tool and the verification using HSPICE. Suggestions for expanding the computer into a million processor network are presented. Many problems that might be encountered when implementing a massively parallel computer are discussed.
Folgt in ca. 15 Arbeitstagen
Preis
64,00 CHFVerfügbarkeit:
LieferbarArtikel, die Sie kürzlich angesehen haben
Folgt in ca. 15 Arbeitstagen
